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Abstract – An operation of electronic equipment is 
dependent on a power supply. Today, a trend of only 
one AC/DC adapter is used for supplying an electronic 
system. Thus, an electronic equipment with various 
power supply requirements uses some internal DC/DC 
converters. These DC/DC converters adjust input 
voltage to lower or/and higher value or generate a 
negative voltage. The classical DC/DC converters are 
based on inductors or transformers. These converters 
are too large and suitable for a higher output power. A 
charge pumps are a sufficient alternative to classical 
DC/DC converters for a lower output power and a 
smaller dimension. A well-known variant of a charge 
pump is Dickson charge pump. The output to input 
voltage ratio is a directly proportional to the number of 
Dickson charge pump stages. Thus, the number of stages 
can be a relatively high for low input voltage and 
required high output voltage. The Fibonacci charge 
pump is a suitable alternative to Dickson charge pump 
especially for a higher output to input voltage ratio. This 
article describes practical circuit solution of the 
Fibonacci charge pump. The key properties of the 
Dickson and the Fibonacci pumps are compared in this 
article, too. 
Keywords-Dickson charge pump; Fibonacci charge 
pump; negative charge pump; voltage gain. 
I. CHARGE PUMP TOPOLOGY 
Dickson charge pump [1], [2], [3] topology for 
positive output voltage is shown in Fig. 1. The boxes 
marked 1 or 2 represent switches. The switch is in ON 
state for the odd phase (1) or the even phase (2).  
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Figure 1.  The topology of positive Dickson charge pump. 
The voltages in nodes V1 to V4 are gradually 
increased about a constant voltage gain ΔV. Ideally, 
the voltage gain has the same value as input voltage 
VIN, thus ΔV = VIN. The ideal no-load output voltage 
VOUT of positive Dickson charge pump of the Nth 
order applies accorded to [1] (1). 
 ( )1+⋅= NVV INOUT  (1) 
where VIN and VOUT are the input and output 
voltages, N is the number of stages. 
Dickson charge pump topology for negative output 
[4] voltage is shown in Fig. 2. 
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Figure 2.  Topology of negative Dickson charge pump. 
The voltages in nodes V1 to V4 are gradually 
decreased about a constant voltage gain ΔV. Ideally, 
ΔV = –VIN. The ideal no-load output voltage VOUT of 
negative Dickson charge pump of the Nth order 
applies according (2). 
 NVV INOUT ⋅−=  (2) 
where VIN and VOUT are the input and output 
voltages, N is the number of stages. 
Fibonacci charge pump [5], [6] topology for 
positive output voltage is shown on Fig. 3.  
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Figure 3.  The topology of positive Fibonacci charge pump. 
The voltages in nodes V1 to V4 are gradually 
increased about a variable voltage gain ΔVn. The value 
of the voltage gain ΔVn accords to Fibonacci numbers 
(1, 1, 2, 3, 5, 8, …). Ideally, values of the voltage gain 
for Fibonacci charge pump of the 4th order are: 
ΔV1 = VIN, ΔV2 = VIN, ΔV3 = 2⋅VIN, ΔV4 = 3⋅VIN. The 
sum of the voltage gains ΔVn is the same as the sum of 
the Fibonacci numbers (3). The published research results were supported by the Internal
Grant Agency of University of Pardubice, the project
SGS_2017_030. 
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where SF(N) is a sum of the Fibonacci numbers to 
the Nth order, Fn is the Fibonacci number of the nth 
order. 
The ideal no-load output voltage VOUT of the 
positive Fibonacci charge pump of the Nth order 
applies according (4). For example, for N = 4 the ideal 
no-load output voltage is VOUT = 8⋅VIN. 
 ( )[ ]1+⋅= NSFVV INOUT  (4) 
where VIN and VOUT are the input and output 
voltages, SF(N) refers to (3). 
Fibonacci charge pump topology for negative 
output voltage is derived from Fig. 3 and shown on 
Fig. 4. 
1
2
2
1
2
VIN
GND
1
2
1
2
1
2 1
VOUT
C1 C2 C3 C4
CLOAD
V1 V2 V3 V41
 
Figure 4.  Topology of negative Fibonacci charge pump. 
The voltages in nodes V1 to V4 are gradually 
decreased about a variable voltage gain ΔVn. The ideal 
no-load output voltage VOUT of the negative Fibonacci 
charge pump of the Nth order applies according (5). 
 ( )NSFVV INOUT ⋅−=  (5) 
where VIN and VOUT are input and output voltages, 
SF(N) refers to (3). 
II. CHARGE PUMPS REALISATION 
Presented charge pumps are used for supplying 
analogue part of a complex electronic system from 3 V 
DC adapter. This analogue part uses dual power 
supply –18 V approx. and +21 V approx. with current 
consumption 1.5 mA. 
A charge pump usage is fully sufficient for solving 
this problem. A negative charge pump generates the 
output voltage six times higher than the input voltage. 
A positive charge pump generates the output voltage 
seven times higher than the input voltage. But these 
calculations are valid for no-load output and the ideal 
value of the voltage gain only. Practically, the number 
of stages of proposed charge pumps must be increased 
about one minimally. Thus, the negative and positive 
Dickson charge pump have seven stages. Similarly, 
the negative and positive Fibonacci charge pump have 
four stages. The no-load output voltages are –21 V and 
+24 V ideally for the both variant of charge pumps. 
The key parameters of proposed charge pumps were 
verified by simulation in LTspice XVII. 
The key problem of a practical charge pump 
realization is an implementation of switches. 
Especially, a floating switch realization and its driving 
are very complicated. 
Dickson charge pumps use the floating switches 
connected between input and output of each stage (see 
Fig. 1 or Fig. 2). These switches can be realised by 
diodes. The diode switches automatically, thus we 
don’t have to solve the problem of generating driving 
signal for this switch. The Schottky diode is used for a 
low value of the diode forward voltage drop.  
A well-known variant of Dickson charge pump for 
positive or negative output voltage is shown in Fig. 5 
[1] or Fig. 6 [2] respectively. Transistors M1, M2 and 
M3, M4 realize inverters for generating odd and even 
phase of clocking signal. 
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Figure 5.  Practical realization of positive Dickson charge pump of the 7th order. 
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Figure 6.  Practical realization of negative Dickson charge pump of the 7th order. 
 Fibonacci charge pumps use two floating switches 
(see Fig. 3 and Fig. 4). We designed circuits by Fig. 7 
and Fig. 8 that inspired [7]. The switch between input 
and output of each stage can be realized by Schottky 
diode similarly to Dickson charge pump. Transistors 
Mxa, Mxb (where x indicates the number of the stage) 
drive capacitor Cx, and transistors Mxc, Mxd are used 
for driving a next stage (x+1). 
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Figure 7.  Practical realization of positive Fibonacci charge pump of the 4th order. 
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Figure 8.  Practical realization of negative Fibonacci charge pump of the 4th order. 
We assume realization of these charge pumps in 
discrete form. Firstly, we select the transistors in 
relation to the input voltage; the threshold voltage of 
used transistors is about ±2 V. Secondly, we select 
Schottky diode in relation to a low value forward 
voltage drop (used variant has VF = 150 mV only). 
Finally, we calculate the capacitance of the transfer 
and load capacitor from (6). The consumed current is 
IOUT = 1.5 mA and the absolute value of the output 
voltage VOUT is 18 V or 21 V. We assume the rise time 
of the output tR = 25 ms. We calculate values of the 
capacitance 2.1 μF and 1.8 μF. The load and transfer 
capacitance was set to value CLOAD = CT = 2.2 μF. 
 
OUT
ROUT
LOAD V
tIC ⋅=  (6) 
where CLOAD is the capacitance of the transfer 
capacitor, IOUT is the consumed current, tR is the rise 
time of the output voltage, VOUT is the output voltage. 
The parameters of used devices are clearly listed in 
Table I. 
TABLE I.  PARAMETERS OF USED DEVICES 
Device Type 
NMOS transistor 2N7002 
PMOS transistor BSS84 
Schottky diode PMEG4010BEA 
Transfer and load capacitor 2.2 μF/50 V 
Clocking frequency 33 kHz 
III. RESULTS FROM SIMULATIONS 
Proposed realization of presented charge pumps 
(CP) was verified by simulations in LTspice XVII. 
The key parameters were the output voltage, efficiency 
(7), rise time and ripple voltage of the output. 
 %100⋅
⋅
⋅
=
ININ
OUTOUT
IV
IVζ  (7) 
where ζ is efficiency, VOUT, IOUT are output voltage 
and current, VIN, IIN are input voltage and current. 
The positive variant of Dickson charge pump 
(DCP) and Fibonacci charge pump (FCP) are 
compared firstly.  
 
Figure 9.  Graph of the output voltage as a function of the output 
current (load characteristic) for positive charge pumps. 
FCP has a lower series resistance, thus FCP is 
usable for higher values of the output current (see 
Fig. 9). Similarly, the efficiency of FCP is higher than 
the efficiency of DCP for output currents higher than 
approx. 3 mA (see Fig. 10). Other parameters are 
listed in Table II. 
  
Figure 10.  Graph of the efficiency as a function of the output 
current for positive charge pumps. 
TABLE II.  SIMULATED PARAMETERS OF POSITIVE CPS 
Parameter DCP FCP 
Output voltage VOUT 21.45 V 20.80 V 
Efficiency ζ 88.6 % 77.9 % 
Ramp-up time tR 22.7 ms 7.4 ms 
Ripple voltage p-p VR 10 mV 10 mV 
Number of stages N 7 4 
 
The negative variant of FCP has a higher 
efficiency than DCP over the full observed range. The 
negative FCP has a lower series resistance than DCP, 
thus the rise time of FCP is a lower than for DCP. 
 
Figure 11.  Graph of the output voltage as a function of the output 
current (load characteristic) for negative charge pumps. 
 
Figure 12.  Graph of the efficiency as a function of the output 
current for negative charge pumps. 
TABLE III.  SIMULATED PARAMETERS OF NEGATIVE CPS 
Parameter DCP FCP 
Output voltage VOUT –18.45 V –17.87 V 
Efficiency ζ 73.8 % 75 % 
Ramp up time tR 24.2 ms 6.4 ms 
Ripple voltage p-p VR 11 mV 11 mV 
Number of stages N 7 4 
IV. CONCLUSION 
The principle of Dickson charge pump and 
Fibonacci charge pump for generating positive and 
negative voltage was presented. 
Presented practical realization of these charge 
pumps were verified by simulation in LTspice XVII 
with discrete transistors, diodes and capacitors. 
The Fibonacci charge pumps use a lower number 
of stages, and have a lower internal series resistance 
and a lower rise time. These charge pumps are suitable 
for a higher output current, especially. Dickson charge 
pumps have a primitive structure but use a higher 
number of capacitors. The proposed Dickson charge 
pumps use 16 capacitors, but Fibonacci charge pumps 
use 10 capacitors only. 
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